Genetically induced communication network fault tolerance
نویسنده
چکیده
This paper presents the architecture and initial feasibility results of a proto-type communication network that utilizes genetic programming to evolve services and protocols as part of network operation. The network evolves responses to environmental conditions in a manner that could not be pre-programmed within legacy network nodes a priori. A priori in this case means before network operation has begun. Genetic material is exchanged, loaded, and run dynamically within an active network. The transfer and execution of code in support of the evolution of network protocols and services would not be possible without the active network environment. Rapid generation of network service code occurs via a genetic programming paradigm. Complexity and Algorithmic Information Theory play a key role in understanding and guiding code evolution within the network.
منابع مشابه
CAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملFault-Tolerance Mechanisms for Glossy-based Wireless Communication Networks
Flooding-based communication with protocols such as Glossy is being used increasingly in low-power wireless communication for multi-hop networks because of its efficiency and reliability. For example, Glossy can achieve packet reception rates above 99.99% in real-life tests. However, faults like interference can still occur, causing a packet to get lost, and, up-to-date, most Glossy-based commu...
متن کاملComparative Analysis of Transient-Fault Tolerant Schemes for Network on Chips
Network on a chip (NoC) has been proposed as a viable solution to counter the inefficiency of buses in the current VLSI on-chip interconnects. However, as the silicon chip accommodates more transistors, the probability of transient faults is increasing, making fault tolerance a key concern in scaling chips. In packet based communication on a chip, transient failures can corrupt the data packet ...
متن کاملDesign of Fault-Tolerant Controllers for Guaranteed H2-Performance Over Digital Networks with Time-Varying Communication Delays
Abstract: This paper addresses the problem of fault tolerant control over communication networks which induce time-varying delays in bounded intervals. The problem is formulated in a discrete-time setting by modeling the controlled plant which may be subject to failures as an uncertain discrete-time process connected to a discrete-time controller via a digital communication network. A procedure...
متن کاملOn Fault Tolerance Methods for Networks-on-Chip On Fault Tolerance Methods for Networks-on-Chip
Technology scaling has proceeded into dimensions in which the reliability of manufactured devices is becoming endangered. The reliability decrease is a consequence of physical limitations, relative increase of variations, and decreasing noise margins, among others. A promising solution for bringing the reliability of circuits back to a desired level is the use of design methods which introduce ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Complexity
دوره 9 شماره
صفحات -
تاریخ انتشار 2003